Abstract: Even though enumeration is a common technique adapted in very large-scale integration (VLSI) floorplanning, its impact in terms of wirelength, whitespace, as well as runtime on the floorplanning has never been investigated comprehensively. In this study, enumerative floorplanner (EFP) is proposed here by using enumeration. The impact of the maximum enumeration order on VLSI floorplan layout is investigated and the tradeoff relationship with the wirelength, area and runtime is analysed as well. In EFP, dynamic programming enumerative clustering (DEC) technique is employed to reduce the worst-case time complexity and runtime. DEC also introduces the same number of possible permutations of modules while reducing the redundancy created in enumerative clustering (EC) without the usage of dynamic programming. A straightforward cost function is adapted to assist DEC to select the best cluster permutation, and a rigorous local refinement is proposed to compensate the EC's impact on the floorplan wirelength. Experimental results show that EFP is a high performance floorplanner when compared to existing methods in terms of robustness, scalability and stability.
Introduction
In modern very large-scale integration (VLSI) chip design, the number of transistors has increased rapidly, yet the features of integrated circuits have scaled down progressively.
Hence, floorplanning has become increasingly crucial in VLSI physical design as it determines time-to-market as well as the chip quality. In line with this, modern VLSI design using fixed outline design, as proposed by Adya and Markov [1] , has become more challenging. For the case of area minimisation, fixed outline floorplanning is much more difficult than classical outline-free floorplanning [2, 3] . In this paper, our main objective is to optimise the fixed-outline floorplan's wirelength while addressing the constraint of fixed-outline.
Previous works
Basically there are two types of optimisation tools in VLSI floorplanning, which are stochastic [1, [3] [4] [5] [6] [7] and non-stochastic-based [8] [9] [10] [11] floorplanners. As compared with non-stochastic-based, the stochastic-based floorplanner has an expensive runtime cost and high degree of variation. In stochastic floorplanning, simulated annealing (SA) is commonly used owing to its simplicity. SA is employed in [1] to handle fixed-outline floorplanning by modifying the objective function and introducing slack-based computation to improve the SA's local search. In order to overcome the scalability of SA, min-cut floorplacer [3] divides the fixed-outline floorplan initially to several bins with minimal interconnections in between where the individual bins will be handled by SA. Fast simulated annealing (FSA) [5] employs a novel three-stage cooling schedule to speed up the annealing process. The 'Λ-shaped' multilevel framework is initially proposed in integrated multilevel floorplanner (IMF) [6] . It uses the state-of-the-art partitioner hMetis [12] for top-down wirelength minimisation, whereas SA is used for bottom-up hierarchical frameworks to reduce the area. To speed up the fixed-outline floorplanning annealing-based solution search, insertion-after-remove floorplanner (IARFP) [7] employs insert-after-remove perturbation method. Even though all the above floorplanners try to improve SA with various approaches, SA still exhibits its major drawback, which is its scalability [13] .
Therefore a number of non-stochastic-based VLSI floorplanners have been proposed. In [8] , a slicing tree is constructed and then followed with the geometrical determination by using various heuristics. Traffic [9] groups the modules together based on the connectivity and then packs them physically by row-oriented block packing (ROB) technique. Partitioning-to-optimise-modulearrangement (PATOMA) [10] employs purely area-driven top-down approach followed by ROB approach to pack the hard modules before being legalised. However, ROB might generate a layout with large whitespace (WS) when the module sizes in the partition are quite different from each other. Other than the annealing-based and row-based packing methods, exhaustive enumeration technique [14] is a fruitful packing technique which is hardly employed in VLSI floorplanning. Defer [13] generated the generalised slicing tree by using the hMetis [12] partitioning method and the orientations of the modules are deferred to a certain level before they are combined via dynamic programming-based enumerative packing [14] and shape curve [15, 16] techniques. The results are refined by introducing swapping, compacting and shifting mechanisms. However, to the best of our knowledge, there is no detailed study about the impact of enumerative clustering (EC) on VLSI floorplan layout. Therefore, a study on EC is important as it would be a useful reference on EC clustering technique in VLSI floorplanning research and layout design industry. In this paper, the impact by EC is studied theoretically and validated empirically. On top of that, the reduction of the computational complexity of the dynamic enumerative clustering (DEC) over the traditional naive enumerative clustering (NEC) is proven mathematically. For the selection of the clusters in EC, mathematical cost function is developed to select the cluster instantaneously where memory usage can be reduced. Also, gray code concept is introduced into the rigorous local refinement technique to reduce the redundancy in refining the floorplan layout.
Proposed algorithm
The proposed algorithm called enumerative floorplanner (EFP) consists of three steps, namely, fast top-down cutsize-driven recursive partitioning, area-driven bottom-up EC [17] [18] [19] [20] followed by local refinement as shown in Fig. 1 . The fundamental concept of EFP is to create partitions and assign modules into the partitions recursively until the number of modules in the partitions reaches the maxEC, where the clustering process will be employed to cluster the modules until all the modules are clustered to be one layout. The local refinement then commences to further reduce the wirelength.
Top-down partitioning
In partitioning, a generalised enumerative slicing tree (GES-tree) structure is proposed to generate different slices for different module perturbations up to the preset maximum enumeration order (maxEC) as illustrated in Fig. 2 . GES-tree consists of two types of nodes, namely enumeration node (E-node) and slicing node (S-node). An E-node consists of more than one S-node and/or E-node, up to maxEC, but an S-node can only have two child S-nodes or nil. If an S-node contains nil child S-node, it is called as primitive S-node (P-node), which represents the module of the floorplanning problem. Analogically, P-node and E-node are the module and the cluster in EFP, respectively.
In EFP, the root node of the GES-tree is both the S-node and the E-node, even though they are constructed through top-down min-cut bisection and bottom-up fashion, respectively. Each S-node records the partitioning characteristics, such as the pair of child S-nodes. Meanwhile, each E-node represents the instant cluster floorplan involving all its own lower level S-nodes and/or E-nodes. In GES-tree, S-nodes' cutline direction and the relative position of the child nodes are put on hold until the construction of the bottom-up E-node. This is different with typical slicing tree [21] . When an E-node is constructed during EC, all the possible layout structures for the modules/clusters in the E-node are sliced exhaustively. As compared to typical slicing tree, GES-tree introduces more possible orientations by generalising the slicing tree (S-tree) and generating all the possible orientations with different cutline direction notations.
In VLSI chip design, exhaustive exploration of all the slicing floorplan layout solutions is expensive in terms of computational complexity and runtime. Hence, it is a commercial practice that the VLSI chip is divided into several parts so that it is easier to be implemented by various engineering teams [22] [23] [24] . In order to speed up the solution search runtime, modern industrial VLSI floorplanners divide the floorplan circuit into k-subcircuits recursively. In this work, min-cut bisection method is used as it is proven to be cheaper in terms of runtime and computational complexity as compared to 4-way and 8-way partitionings [25, 26] . EFP adopts the state-of-the-art hypergraph partitioner, namely hMetis [12] , to construct the GES-tree. Terminal propagation (TP) [27] is introduced to evaluate the I/O pads' connections to the floorplan. Theoretically, TP can be applied at every level of the partitioning stages but in this paper, TP is employed only at the root level in order to avoid the restriction of the orientation of cutline of GES-tree which will degrade the floorplan quality [13] .
During partitioning, two near-to-square outlines of the subregions are generated by slicing the region parallel to its shorter side. This helps to maintain the aspect ratios and outline dimensions of the subregions from exceeding the minimum space required to place arbitrary modules assigned to them. However, it is possible that the maximum dimension of the outline is shorter than the dimension of the modules assigned. Fig. 3 shows the outline assignment that causes the outline violation. Therefore, an outline formulation with checking rule (1) is introduced so that two near-square sub-outlines are produced. Equation (1) ensures the outline is divided such that the cutline is parallel to the shorter side of the outline. The height and width of the outline of the higher level region are denoted as h outline and w outline , respectively, and the child nodes' width and height, and the module area summation in the child nodes are denoted as w Ω , h Ω , and ∑a Ω , respectively, where partition Ω ∈ {1, 2}, then partitions' outline formulations for both partitions are calculated by (see (1)) where max i = maximum dimension of the modules assigned to subregion i.
Bottom-up enumerative clustering
EC [4] is a common technique used in floorplanning to group a certain number of modules/clusters to form a single larger cluster. In general, the bottom-up EC technique employed in this paper is to generate E-node by combining S-nodes.
EC technique in floorplanning:
As discussed in Section 2.1, S-node is generated during top-down partitioning. When all the modules are assigned to all the S-nodes, this bottom-up enumeration approach will perturb the modules and/or clusters up to the maxEC and form the E-node. In the E-node, all the modules and/or clusters involved will be exhaustively perturbed to try out all the possible slicing packing layouts. In short, EC technique groups the modules or/and smaller-sized clusters to form a larger-sized cluster, in a comprehensive manner. Recursively, the larger-sized clusters will eventually form a single cluster, which is the final floorplan layout. By referring to Fig. 2 as an example for maxEC = 5, S-nodes 'a', 'b', 'c', 'd' and 'e' are clustered to form an E-node. The possible cluster layouts of these five modules are tried out exhaustively and the best layout in terms of area minimisation will be selected to represent the cluster of this particular E-node.
Effect of enumeration on floorplan:
In this paper, the effect of EC on the floorplan's wirelength, area and runtime is discussed. The probability of various EC's orders being executed in the EFP, employing different maxEC is depicted graphically in Fig. 4 . This figure indicates that for every maxEC, lower order EC is more important than higher order as lower order EC will be executed with higher frequency.
Property 1:
The frequencies of EC's orders are linearly related to the maxEC.
Proof: For an EC algorithm with maxEC, let the set of possible pairs of subtrees which involves subtrees with EC's order be denoted as δ(EC) and the frequency of EC's 
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where |δ(EC = 3)| = maxEC − 3 and so on. This induces that |δ(
Hence, by induction rule, we have f(EC) = maxEC − EC, where maxEC > EC > 0. This induction indicates that the frequency of EC is linearly related to maxEC. Table 1 gives a better illustration on how frequency of EC's order is counted for the different maxEC. □ Corollary 1: For arbitrary maxEC in Table 1 , the frequency of EC's order involved reduces linearly when the EC's order increases.
Corollary 2: By referring Property 1 and Corollary 1, the relationship among the probability, order of EC involved and maxEC is portrayed in Fig. 4 .
During the bottom-up E-nodes construction, all the possible S-tree structures will be constructed as shown in Fig. 5 . Let the number of slicing tree structures denoted as L n (S) for n modules and 2 ≤ i ≤ n − 2, then we have
Property 2: The number of different S-tree structures are illustrated in (2).
Proof: For an arbitrary E-node with n child nodes, all the possible slicing structures are constructed by all the combinations of pairs of child slicing structures. In line with this, the number of possible S-tree structures is the summation of all the products of paired slicing child structures' numbers. But, the possible number of S-tree structures is reduced by half due to the generalised property of GES-tree and we have
For a tree with n child nodes, where n is an even number, unique tree structures with two same subtree structures will be generated when the number of node in the subtrees is equal to n/2. The possible number of these unique structures can be obtained by calculating the total number of edges in a graph, which is www.ietdl.org
Hence, when the number of nodes in an S-tree is an even number, the possible number of S-tree structures is
Hence, the number of possible S-tree structures in (2) is obtained by combining (3) and (4).
The possible number of S-tree for EC ranging from 2 until 13 are tabulated in Table 2 . Defer [13] has stated that the number of different slicing tree structure is limited. However, the number is approximately doubled up with the increment of EC, approaching a larger number which is computationally costly. To govern the impact of EC on the quality of the floorplan, maxEC is altered. The higher the maxEC imposed, the more different slicing structures can be explored. Therefore, with more slicing layout possibilities, an EC result with a better WS reduction will be obtained. However, in VLSI floorplanning, half-perimeter wirelength (HPWL) is highly dependent on the relative position of all the modules in the floorplan. Therefore, the impact of EC on the wirelength optimisation is unpredictable as different EC's order generates floorplan layouts with different modules' relative positions. In lower order maxEC, the WS generated in the final floorplan is high, thus leading to the increment of the relative positions of modules and wirelength. Even though a packer cluster is generated in higher order EC, the relative positions of the modules based on the min-cut bisection partitioning are now being perturbed, thus leading to suboptimal wirelength solution. In Section 3.1, the WS and perturbation's influences on the floorplan's HPWL based on varying maxEC are validated through experiments.
Naive enumerative clustering:
In this section, traditional NEC method is studied. To explore all the Fig. 5b , three modules m 1 , m 2 and m 3 are mapped into the P-nodes of the S-tree which are 'A', 'B' and 'C'. Let the order of the P-nodes be denoted as 'A'-'B'-'C', obviously the S-tree structures with these two mapping order of m 1 − m 2 − m 3 and m 2 − m 1 − m 3 generate different slicing layouts. However, these two mapping orders are actually the same, because GES-tree generalises the left-right order between the two paired S-nodes that share the same parent. By removing such redundancy, the mapping of these three modules to the leaves of S-tree in Fig. 5b will generate three permutations instead of six. The number of non-redundant permutations for an S-tree can be calculated based on (5).
Primitive parent S-node (PP-node) is defined as a parent node with two P-nodes. For example, although nodes 'A', 'B', 'C' and 'D' are the P-nodes in the S-tree T c1 of Fig. 5c , PP-node is constructed by nodes 'A' and 'B' only. An S-node is considered as symmetrical S-node if its own subtree structures are the same. In Fig. 5c , there is no symmetrical S-node in T c1 but T c2 has three symmetrical S-nodes.
Property 3:
The number of non-redundant permutations of a generalised S-tree can be calculated by using (5).
Proof: Let the EC's order be denoted as α, then, there are α! possible permutations for the arbitrary S-tree structure. A generalised child node pair's left-right order of a symmetrical S-node will reduce the permutation by half. Since PP-node is the special case of symmetrical S-node, the possible permutations are also cut by a factor of two when a PP-node is employed in the S-tree structures. 
Proof: In arbitrary S-tree structures, since a slicing computation is (α − 1) for each non-redundant permutation, the number of possible slicing computation can be calculated by multiplying (α − 1) with the number of non-redundant permutation. □
Dynamic programming EC in EFP:
It is observed that many slicing computations in NEC approach are redundant as the subtrees are repeatedly computed. In the example shown in Fig. 5d , slicing computation that involves the P-nodes 'A' and 'B' is repeated in the three S-tree structures, namely T d1 , T d2 and T d3 . This redundancy can be reduced by employing dynamic programming and hence, DEC is proposed. In DEC, a bottom-up approach is adapted so that S-nodes with the smallest number of nodes are executed first, followed by S-nodes with larger number of nodes. For example, in an EC's order of four, S-nodes with EC's order of two is executed first, followed by three and lastly four. Lower EC's order slicing executed previously is not repeated and thus redundancy is eliminated.
Calculating the slicing computation of NEC based on (6), the numbers of slicing computations by NEC and DEC approaches are illustrated in Table 2 . In Table 2 , it is obvious that DEC shows a large redundancy reduction of up to 94.2% for EC's order of nine. In reference to the reduction trend, the higher the EC's order, the greater the reduction in redundancy by DEC. This computational reduction decreases the memory usage as well as the runtime of the floorplanning. In this work, DEC is adopted as DEC reduces the redundancy in the NEC and speeds up the clustering process. Once the redundancy problem is reduced, a suitable enumerative cluster function must be developed in order to satisfy fixed-outline constraint. In EFP, (7) is used to select the most suitable enumerative cluster.
Property 5:
Let the height and width of the outline of a partition be denoted as h outline and w outline , respectively, and the width and height of cluster consists of all the modules denoted as w cluster and h cluster , respectively, then the cost function used in EFP to select the most suitable enumerative cluster can be generalised to be (see (7)) Proof: In Fig. 6 , there are three common clusters generated to be placed into the partition with outline of h outline and w outline , respectively. Fig. 6a shows a perfect clustering result, while Fig. 6b-d shows the unmatched clusters generated. By using simple geometrical calculations, the WS generated are: (w cluster -w outline )(h outline ), (h cluster -h outline )(w outline ) and [(w cluster -w outline )(h outline ) + (h cluster -h outline )(w cluster )] for the cases in Fig. 6b-d (see (8)) Since (h outline ·w outline ) is a constant, (8) can be simplified to (7) . □
Local refinement
During partitioning, hMetis does not consider the geometrical location of the modules. On top of that, the EC method is a purely packing driven algorithm which neglects the wirelength optimisation of the floorplan. Hence, the final floorplan obtained is hardly a globally optimised floorplan layout and therefore, a local refinement algorithm which focuses on optimising wirelength is employed. The refinement stage employs rigorous flipping (RF). RF reallocates the modules' placements in the final floorplan to improve the wirelength without altering the dimension and the area of the floorplan. During RF, the vertical and horizontal symmetrical axes of the partition are determined, followed by flipping them about the exact axes. A simple and fast binary Gray code-based refinement algorithm is employed in EFP, where each bit represents the partitions (equivalent to E-nodes) at the first level. In Gray code, digit '1' represents the execution of RF on the partition whereas digit '0' indicates that no refinement is carried out. Gray code reduces the redundancy as only one digit toggles each time. Owing to runtime cost, RF is executed for the first two levels of the GES-tree only. The result of local refinement will be discussed in Section 3.2.
Empirical validations and discussions
In this section, the results of the experiments are presented. EFP was compiled using GNU GCC on a Linux Ubuntu 10.04 OS-based PC platform with Intel Pentium-IV 2.4-GHz CPU and 256-MB memory. As discussed earlier, EFP is designed as a fixed-outline module floorplanner with a maximum relative WS constraint tolerance of 15%. The outline of the floorplan layout is defined as proposed in [1] . The maxEC in EFP is set to be eight based on the experimental validations carried out in Section 3.1. Gigascale Systems Research Center (GSRC) ASIC circuits [28] were used as the benchmark standards. Cost function = max max h cluster , w cluster , max h outline , w outline × max min h cluster , w cluster , min h outline , w outline (
Whitespace = max max h cluster , w cluster , max h outline , w outline × max min h cluster , w cluster , min h outline , w outline − h outline × w outline (8) www.ietdl.org
EC technique analysis in EFP
In evaluating the effect of EC on the floorplan, 50 independent tests on each of the four largest benchmarks, namely n200a, n200b, n200c and n300 for different aspect ratios (ARs) were carried out without refinement. To study the effect of maxEC on the floorplan, refinement of near-optimal HPWL [29] is intentionally omitted. In Fig. 7 , although there is no clear trend for all the unrefined near-optimal HPWLs with different aspect ratios, it is evident that the mean HPWLs are decreasing as maxEC approaches six and fluctuates thereafter. When the order of maxEC increases, there is no guarantee that the HPWL will decrease, as discussed in Section 2.2.2. The WS impact on HPWL is substantial when maxEC is less than seven. However, the WS impact on the floorplan will be reduced when maxEC is more than six. As the WS influence diminishes, the floorplan will now be more affected by the perturbation. Generally, Fig. 7 shows when maxEC is less than seven, the floorplan layout's HPWL decreases with respect to maxEC's increment while the impact of maxEC on HPWL becomes ineffective when maxEC is large. The relative WS of the final floorplan layouts of n200a, n200b, n200c and n300 are shown in Fig. 8. From Fig. 8 , WS of the final floorplan decreases with the increment of the maxEC employed in EFP. Based on the trendlines in Fig. 8a , it is observed that the WS in benchmark circuits, n200a and n300 for all the three ARs are within the maximum whitespace tolerance, which is 15%, when maxEC is more than seven. Meanwhile, the WSs in benchmark circuits, n200b and n200c for all the three ARs satisfy the maximum WS tolerance when maxEC is more than six. From these two observations, the value of maxEC is suggested to be at least equal to eight as maximum enumeration order of eight always guarantees the avoidance of WS tolerance violation. From the average WS trendlines in Fig. 8b , the average WS tends to converge to a value which is lower than the maximum WS tolerance as maxEC increases. This indicates that the higher the order of maxEC, the greater the reduction in WS. In other words, more slicing structure layouts possibilities in higher order maxEC lead to a more compacted floorplan layout, as discussed in Section 2.2.2. Fig. 9 shows the runtimes for the four largest benchmark circuits. It is observed that the runtimes remain nearly constant for maxEC less than eight, and starts to increase substantially when maxEC is equal or more than eight. Although the increment is not proportional to the number of slicing computation in Table 2 , the runtime increases when the maxEC increases. The runtimes are disproportional as they are counted for the execution of the entire EFP algorithm, instead of EC process. In this section, the overall process's runtime is calculated in lieu of the individual EC execution runtime as overall process's runtime can clearly indicate the estimated time consumption to be considered in maxEC selection. Based on Fig. 9 , a maximum enumeration order of less than nine is recommended if only runtime is considered. However, the experimental observations on the results of HPWL, WS as well as runtime, suggest the maxEC = 8 to be the best case and hence, the maxEC set to be eight in this EFP. It is emphasised here that industrial runtime tolerance will be tremendously boosted up for maxEC greater than nine, as shown in Fig. 9 .
Refinement technique analysis
As discussed in Section 3.1, EFP employs EC technique with maxEC of eight. In this section, the significance and the effect of local refinement on the final floorplan layout is evaluated by carrying out 50 independent experimental tests on each benchmark circuit. The difference between unrefined and refined near-optimal HPWL values are shown in Fig. 10 and it is observed that all the near-optimal HPWL improvement range from 1% to almost 20%. The improvement of almost 20% shows that the local refinement aids the floorplan to achieve a near-optimal HPWL solution as previous perturbation by EC renders suboptimal solution. On top of that, when the number of modules increases, the variation degree of HPWL refinement results decreases gradually where the HPWL improvement converges to 8%. The results forecast that the effect of local refinement remains constant at 8% when the number of modules increases.
Comparisons with the state-of-the-art and recent floorplanning/placement algorithms
The HPWL results of EFP are compared with the following state-of-the-art and recent floorplanning/placement algorithms: IMF [6] , Parquet [1] , IARFP [7] , Defer [13] , PATOMA [10] , Capo [3] , CAG [30] and Greedy TCG floorplanner (G-TCG) [31] , as shown in Table 3 . In Table 3 , the best results among the algorithms for individual benchmark test cases are shown in bold case where EFP shows the best results in 6 out of 9 benchmark cases with 66.6%, followed by Defer with 33.3%. Moreover, it is obvious that the average normalised HPWL results for all the floorplanning/placement algorithms are larger than for EFP. The results of EFP in Table 3 show lower standard deviation of 8638, 19 751 and 2663, compared to Defer with 19 977, 29 503 and 39 150, in the benchmark circuits n100, n200 and n300, respectively. This indicates that EFP's HPWL results show lower dependency on aspect ratio as compared to Defer. This also indicates the improvement of EFP over other floorplanning/placement algorithms in terms of wirelength. Fig. 11 shows the normalised HPWL comparisons of EFP with other reported floorplanning/placement algorithms by using GSRC hard module floorplanning problems. Based on the best-suited trendlines drawn in Fig. 11 , the normalised HPWL of all the floorplanning/placement algorithms for VLSI floorplanning problems with much larger number of modules can be predicted in advance as the normalised HPWLs remain fairly constant throughout. The comparison is sound as the trendlines are drawn based on the average normalised HPWL values of the floorplanners obtained in each benchmark circuit problem. It is to be noted that despite the marginal improvement shown by normalised HPWL trendline for EFP as compared to Defer's in Fig. 11 , EFP shows lower normalised HPWL or in other words better optimised, when the number of modules in the benchmark circuit increases. Also, by comparing to Defer, EFP shows decrement in runtime with respect to the increment of the number of modules in the circuit, as depicted in Fig. 14 . As discussed earlier, EFP is less dependent on aspect ratio in comparison to Defer. In reference to the trendlines, it is evident that when the scale of the problems increases, the HPWL results of all the floorplanning/placement algorithms are relatively larger than EFP's. This illustrates the scalability, convergence and stability of EFP.
Both successful and unsuccessful cases of EFP in all benchmark cases, together with those of other floorplanning/placement algorithms are depicted in Fig. 12 . These results are obtained by comparing all the GSRC benchmark circuit results in Table 3 . Fig. 13 shows a comparison of the floorplanning/placement algorithms considered so far. The floorplanning/placement algorithms' results are defined as 'successful' if they are better, 'comparable' if they are equal and 'unsuccessful' if they are www.ietdl.org 10 inferior comparatively. It is to be noted that there is no case which is 'comparable' and hence, it is not shown in Figs. 12 and 13. In Fig. 12 , it is observed that EFP achieves at least 80% successful rate when the number of modules in the floorplanning benchmark problems is equal or more than 30. In Fig. 13 , it is evident that EFP peaks at the highest percentage of successful results and the lowest unsuccessful results among all the floorplanning algorithms, which is 90.28 and 9.72%, respectively. This establishes the capability of EFP in terms of reliability, scalability and robustness once again.
In what follows, the aspect of CPU runtime is investigated. As all the floorplanning algorithms were simulated in different platform with different computing speed, CPU runtime was employed for a fairer comparison. CPU runtime is defined as the product of the simulation runtimes and the CPU frequency in terms of GHz, in order to compensate the overhead cost in a slower PC. For a clearer demonstration, normalised CPU runtimes were employed, where the CPU runtime of EFP was used as the base value. Fig. 14a shows the normalised CPU runtime results of EFP, IMF, Parquet, IARFP, Defer and Greedy G-TCG. In general, EFP shows an improved CPU runtime compared to other algorithms. It is to be noted from Fig. 14b that EFP is comparable with Defer in terms of CPU runtimes for a small number of modules, followed with the faster CPU runtimes with the increasing numbers of modules. In Fig. 15 , the black regions are the whitespace created while the white regions are the circuitry elements placed in the floorplan layouts.
Conclusions
In this paper, a new optimisation tool, namely enumerative floorplanner (EFP), has been developed enabling VLSI fixed-outline floorplanning with high performance in terms of wirelength minimisation. EFP employs a multilevel framework consisting of three stages, commencing from top-down wirelength-driven min-cut bisection partitioning followed by bottom-up EC before executing local refinement. The impact and efficiency of enumeration technique on the floorplans is studied thoroughly and the relationships of the maxEC with the wirelength, the whitespace as well as the runtime are discussed and validated. In EFP, DEC technique was adapted in the clustering stage instead of traditional NEC approach. In comparison to NEC, the runtime cost of DEC was much reduced even delivering the equivalent near-optimal slicing layout. EFP results were compared with the state-of-the-art and recent floorplanning/placement algorithms through experiments on GSRC ASIC benchmark circuits, with different outlines' aspect ratios. From the graphs shown, EFPs improved HPWL over other existing floorplanning/placement algorithms; this strengthens its potential as an efficient floorplanner with robustness, scalability and convergence properties required by the industrial VLSI physical designers.
